#### PATENT COOPERATION TREATY



### **PCT**

(PCT Article 36 and Rule 70)

Patentanwaltskanzlei Kindermann

# INTERNATIONAL PRELIMINARY EXAMINATION REPORT

0 6. Sep. 2004

See Notification of Transmittal of Infernational Applicant's or agent's file reference FOR FURTHER ACTION Preliminary Examination Report (Form PCT/IPEA/416) In1222WO Priority date (day/month/year) International filing date (day/month/year) International application No. 15 January 2002 (15.01.2002) 10 December 2002 (10.12.2002) PCT/DE2002/004521 International Patent Classification (IPC) or national classification and IPC H01L 27/115, 21/8246, 27/105, 21/8247 Applicant INFINEON TECHNOLOGIES AG This international preliminary examination report has been prepared by this International Preliminary Examining Authority 1. and is transmitted to the applicant according to Article 36. This REPORT consists of a total of \_\_\_\_\_\_5 sheets, including this cover sheet. This report is also accompanied by ANNEXES, i.e., sheets of the description, claims and/or drawings which have been amended and are the basis for this report and/or sheets containing rectifications made before this Authority (see Rule 70.16 and Section 607 of the Administrative Instructions under the PCT). These annexes consist of a total of \_\_\_\_\_ sheets. This report contains indications relating to the following items: 3. Basis of the report **Priority** Non-establishment of opinion with regard to novelty, inventive step and industrial applicability Lack of unity of invention Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

Date of submission of the demand	Date of completion of this report
26 July 2003 (26.07.2003)	04 June 2004 (04.06.2004)
Name and mailing address of the IPEA/EP	Authorized officer
Facsimile No.	Telephone No.

VIII

Certain documents cited

Certain defects in the international application

Certain observations on the international application

Translation

International application No.

PCT/DE2002/004521

## INTERNATIONAL PRELIMINARY EXAMINATION REPORT

I. Basis of the report					
1. With	regard to the elements of the international application:*				
	the international application as originally filed				
$\boxtimes$	the description:				
	pages 1-13		, as originally filed		
	nages		, filed with the demand		
	pages	, filed with the letter of			
$\nabla$	the claims:				
	2-7 9-	16	, as originally filed		
	pagespages	, as amended (together	with any statement under Article 19		
	nages		, filed with the demand		
	pages 1,8	, filed with the letter of _	16 January 2004 (16.01.2004)		
$\square$	the drawings:				
	pages 1-4		, as originally filed		
	pages	•	, filed with the demand		
	pages	, filed with the letter of			
	the sequence listing part of the description:				
ш			, as originally filed		
	pages		, filed with the demand		
	pages	, filed with the letter of			
The	the language of a translation furnished for the purposes of the language of a translation furnished for the purposes of the language of publication of the international application the language of the translation furnished for the purpose or 55.3).  The regard to any nucleotide and/or amino acid sequentiminary examination was carried out on the basis of the sequentiminary examination was carried out on the basis of the sequential to get the international application in written form.  If the filed together with the international application in compute furnished subsequently to this Authority in written form.  The statement that the subsequently furnished writte international application as filed has been furnished.  The statement that the information recorded in compute been furnished.	rinternational search (under R n (under Rule 48.3(b)).  es of international preliminary  nce disclosed in the international listing:  ter readable form.  dable form.  en sequence listing does no	y examination (under Rule 55.2 and/ ational application, the international		
in	The amendments have resulted in the cancellation of:  the description, pages the claims, Nos the drawings, sheets/fig  This report has been established as if (some of) the amer beyond the disclosure as filed, as indicated in the Supplement sheets which have been furnished to the receiving this report as "originally filed" and are not annexed to 170.17).	nental Box (Rule 70.2(c)).** office in response to an invi of this report since they do	tation under Article 14 are referred to 10t contain amendments (Rule 70.16		
** An	y replacement sheet containing such amendments must be rej	јегтеа 10 инает пет 1 ана ат	source so mine of the control of the		

#### INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.

PCT/DE 02/04521

v.	Reasoned statement under Article 3: citations and explanations supportin	5(2) with regard to no g such statement	velty, inventive step or industrial applical	bility;
1.	Statement			
	Novelty (N)	Claims	·	YES
		Claims	1, 2, 4-7	NO
	Inventive step (IS)	Claims		YES
		Claims	3, 8-16	NO
	Industrial applicability (IA)	Claims	1-16	YES
		Claims		NO

- 2. Citations and explanations
  - This report makes reference to the following document:

D1: EP-A-1 102 319

2. D1 is regarded as the prior art closest to the subject matter of claims 1 and 8. That document discloses (see paragraphs 16-24, 27 and 28 and figures 8-20) a nonvolatile two-transistor semiconductor memory cell 82 having a memory transistor 84 with a predetermined threshold voltage and a selection transistor 83 with a predetermined threshold voltage, the selection transistor control layer 43c having a different make-up than the charge storage layer 27d.

D1 can also be interpreted as the two threshold voltages in the selection and storage transistors being increased by increased substrate/well doping (see paragraph 12, in particular column 3, line 1).

The phrase "in order to correct the threshold value increase" is not sufficient for distinguishing the

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No. PCT/DE 02/04521

from D1.

The subject matter of claim 1 is therefore not novel (PCT Article 33(2)).

- 3. Dependent claims 2 and 4 to 7 do not contain any features which, in combination with the features of any claim to which they refer, meet the PCT requirements with regard to novelty and inventive step.
- 4. The subject matter of claim 3 differs from the memory cell known from D1 in that the semiconductor layer (4) has doping of the first conduction type (p) in a region of the selection transistor. However, this feature has already been used for the same purpose in a similar MOS transistor (see D1, in particular paragraph 27). D1 describes the same advantages as the present application. A person skilled in the art would therefore regard the incorporation of this feature into the memory cell described in D1 as a conventional measure for solving the stated problem. The subject matter of claim 3 therefore does not involve an inventive step (PCT Article 33(3)).
- 5. The subject matter of claim 8 differs from the method known from D1 (see also paragraph 12) in that the semiconductor layer (4) has doping of the first conduction type (p) in a region of the selection transistor. As mentioned in point 4, this feature has already been used for the same purpose in the similar MOS transistor 80 (see D1, in particular paragraph 27). The subject matter of claim 8 therefore does not involve an inventive step (PCT Article 33(3)).

## INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.

PCT/DE 02/04521

6. Dependent claims 9 to 16 do not appear to contain any features which, in combination with the features of any claim to which they refer, meet the PCT requirements with regard to novelty and inventive step.

PCT/DE02/04521

10/501430 DT11 nec'd PCT/PTO 1 3 JUL 2004

- 1 -

#### New Patent Claims 1 and 8

- 1. Nonvolatile two-transistor semiconductor memory cell having
- a memory transistor (ST) 5 having a predetermined threshold voltage, which has a source and drain region (2) with a channel region lying in between in a substrate (1), a first memory transistor insulation layer (3), a charge storage layer (4), a second memory
- 10 transistor insulation layer (5) and a memory transistor control layer (6) being formed at the surface of the channel region; and
  - a selection transistor (AT) having a predetermined threshold voltage, which has a source and drain region
- 15 (2) with a channel region lying in between in the substrate (1), a first selection transistor insulation layer (3') and a selection transistor control layer (4\*) being formed at the surface of the channel region, characterized in that
- the two threshold voltages in the selection and memory transistors (AT, ST) are raised by an increased substrate/well doping and, for correction of the threshold raising in the selection transistor (AT), the selection transistor control layer (4\*) is formed
- 25 differently from the charge storage layer (4).
  - Method for fabricating a nonvolatile two-transistor semiconductor memory cell having the following steps:
- 30 a) formation of a first insulation layer (3, 3') for a selection transistor (AT) having a predetermined threshold voltage and a memory transistor (ST) having a predetermined threshold voltage on a semiconductor substrate (1), which has a doping of the first 35
- conduction type (p);
  - formation of a semiconductor layer (4) surface of the first insulation layer (3, 3');

AMENDED SHEET

- 2 -

- formation of a second insulation layer (5) at the surface of the electrically conductive semiconductor layer (4) at least in the region of the memory transistor (ST);
- 5 d) formation of a further electrically conductive layer (6) at the surface of the second insulation layer (5) at least in the region of the memory transistor (ST);
  - e) formation and patterning of a mask layer (7);
- 10 formation of layer stacks in the region of the selection transistor (AT) and of the memory transistor (ST) using the patterned mask layer (7); and
  - formation of source and drain regions (2) with a doping of the second conduction type (n) using the
- 15 layer stack as mask, in which case in step a), the two threshold voltages in the selection and memory transistors (AT, ST) are raised by an increased doping of the semiconductor substrate (1), and
- in step b), for correction of the threshold raising in 20 the selection transistor (AT), the semiconductor layer (4) has a doping of the first conduction type (p) in a region of the selection transistor (AT) and a doping of the second conduction type (n), which doping is
- opposite to the first conduction type, in a region of 25 the memory transistor (ST).